VYPR

C1 Premium Firmware

by Arm

CVEs (2)

  • CVE-2025-0647HigJan 14, 2026
    risk 0.51cvss 7.9epss 0.00

    In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have…

  • CVE-2024-7881MedJan 28, 2025
    risk 0.33cvss 5.1epss 0.00

    An unprivileged context can trigger a data memory-dependent prefetch engine to fetch the contents of a privileged location and consume those contents as an address that is also dereferenced.