CWE-1421
Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution
BaseIncomplete
Description
A processor event may allow transient operations to access architecturally restricted data (for example, in another address space) in a shared microarchitectural structure (for example, a CPU cache), potentially exposing the data over a covert channel.
Hierarchy (View 1000)
Parents
Children
none
CVEs mapped to this weakness (0)
No CVEs match the current filter.